Comments on: Percepio Tracealyzer PSoC UART Streamport https://iotexpert.com/percepio-tracealyzer-psoc-uart-streamport/ Engineering for the Internet of Things Fri, 15 Dec 2017 22:50:37 +0000 hourly 1 https://wordpress.org/?v=6.9.4 By: Alan Hawse https://iotexpert.com/percepio-tracealyzer-psoc-uart-streamport/#comment-4239 Fri, 15 Dec 2017 22:50:37 +0000 https://iotexpert.com/?p=3920#comment-4239 In reply to Danny Bartlett.

Nice work

]]> By: Danny Bartlett https://iotexpert.com/percepio-tracealyzer-psoc-uart-streamport/#comment-4235 Thu, 14 Dec 2017 18:51:33 +0000 https://iotexpert.com/?p=3920#comment-4235 Thank you. I am supporting legacy hardware with no DMA. Changing the UART TX buffer made huge improvements for the CPU efficiency. I am running for this data
CYBC4248LQI-583
CY8CKIT-042-BLE Pioneer Baseboard
FreeRTOS 10.0
Tracealyzer for FreeRTOS 3.3
Creator 4.1
RX buffer 64
5 – 7 seconds of data for each test

at 921600 I get

TX buffer avg CPU Low CPU High CPU
64 16.29 15.51 18.54
128 15.36 12.28 20.39
256 13.23 9.42 18.43 13.95
512 8.97 8.40 11.82 9.01
1024 5.92 5.53 8.18
2048 5.93 5.47 8.04

I can get an extra 0.5% average improvement by increasing the Rx buffer to 256,
Where there are two numbers for the highs, there was a flyer

My system doesn’t reliably connect at the lower baud rates. When using actual hardware, not an eval board I change the oversampling to 13 for a more reliable connection to my external uart bridge.

Danny

]]>